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Level 1 Barrel Muon Trigger Algorithm
¾ System based on three 
Resistive Plate Chamber 
detector layers
¾ Each RPC detector is 
composed by a doublet of 
η and φ strips
¾ A coincidence of two (low 
pT) or three (high pT) hits 
in different detector layers 
is required for a valid 
trigger
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Coincidence Matrix ASIC Functionality
¾ The Coincidence Matrix ASIC performs most of the 
functions needed for the low-pT and high-pT triggers and 
for the read-out of the ATLAS Barrel Level1 Muon 
Trigger
¾ Trigger and readout of 192 RPC FE signals
¾ Timing and digital shaping of the signals coming from the 
RPC doublets
¾ Execution of the trigger algorithm, local muon track 
candidates identification and pT classification
¾ ROI overlap flagging
¾ Data storage during Level1 latency
¾ Storage of readout data in derandomizing memory
¾ RPC hit time measurement with 3.125 LSB (1/8 BC)
¾ Readout data serializer
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Level 1 Barrel Muon Trigger Scheme
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[> 20 MeV h·cm-2·10y-1]
BMF 3.02 2.49·1010 4.69·109
BML 3.04 2.82·1010 5.65·109
BMS 3.03 2.50·1010 4.73·109
BOF 1.19 2.14·1010 4.08·109
BOL 1.33 2.20·1010 4.21·109
BOS 1.26 2.10·1010 4.10·109
¾ RTCtid = SRLtid · SFsim · SFldr · SFlot · 10y ~ 1 kRad (SF=3.5x1x1)
¾ SEUf = (soft SEUm / ARL) · (SRLsee / 10y) · Sfsim (SF=5)
z SEUm = the number of measured soft SEU during test.
z ARL = integrated hadrons flux received by the tested component.
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CMA Architecture
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CMA Layout
¾ UMC 0.18 µm, 6 metal 
layers, 1.8 V core power 
supply, 3.3 V I/O pads
¾ 430 kgates
¾ Chip area: 4.5×4.5 mm2
¾ Virtual Silicon standard 
cell library
¾ 320 MHz PLL (x8) macro
¾ 24 double-port RAMs
¾ 352 pins BGA package
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I/O signals
I0[31:0] positive pivot plane 0 / low pt k-pattern  XOFF Transmit off input 
I1[31:0] pivot plane 1  BUSY ASIC busy signal 
J0[63:0] non-pivot plane 0  SCL I2C clock line 
J1[63:0] non-pivot plane 1  SDA I2C data line 
L1ACCEPT L1 Accept signal  DEVID[7:0] Device identification input 
L1CNTRES L1 counter reset  TCK TAP SCAN clock 
BCNTRES BCID counter reset  TMS TAP SCAN MODE 
CLK 40 Mhz  TRST TAP SCAN RESET 
TCLK 10 MHz  TDI TAP SCAN IN 
K[31:0] k-pattern output  TDO Tristate TAP SCAN OUT 
BCID[11:0] Bunch crossing ID counter  SE Scan enable signal 
THR[1:0] Threshold value  TST Test enable signal 
OVL[1:0] Overlap value  CLKOUT pll_clk tree output 
SER_D DS-link Data line  CLK160OUT clk_160 tree output 
SER_S DS-link Strobe line  CLR_N Asynchronous clear 
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Timing Block
¾ CMA has 3 clock domains, 2 working modes
¾ Initialization mode:
z all blocks are driven by the external 40 MHz clock
z the PLL is bypassed and the 160 MHz clock divider is 
excluded
z all registers are accessible as shift registers, driven 
by the I2C interface.
¾ Run mode.
z the PLL is in lock mode, provides the 320 MHz clock, 
and drives the 160 MHz clock generator.


































































¾ Front-end signal digital shaping is programmable in the 
range 1/8÷1 BC.
¾ Pipeline delay is programmable in the range 3/8÷3 BCs
¾ FE signal dead time is programmable in the range 0÷4 
BCs, in steps of 1/8 BC



































































































¾ Coincidence logic works at 320 MHz
¾ Number of matrices/thresholds is 3, logic is repeated 
three times in parallel, one per threshold setting
¾ Majority logic is 1/4, 2/4 (one hit per doublet), 3/4, 4/4
¾ The highest threshold k-pattern which has a non-zero 
trigger information is shaped in time and then sent to the 
chip output pads
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De-clustering + preprocessing
¾ RPC average cluster size is ~1.4.
¾ De-clustering logic type can be 
selected at CMA initialization.
¾ Max processed cluster size is 
programmable (up to ±3).
¾ Correlates hits from two 
detector layers
¾ 2/2  hits favoured over 1/2.
¾ programmable η<0, η=0, η>0 
modes can be selected at 
CMA initialization.



















































































I0_L1ID, I1_L1ID, J0_L1ID, J1_L1ID, K_L1ID
I0, I1, J0, J1, K_O
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Readout block
¾ The latency buffer stores hit patterns coming from the input FIFO 
until they get old
¾ The input FIFO buffer is written at 320 MHz and contains the hit
pattern, BCID and time interpolator value. The readout part of this 
buffer, together with the rest of the readout logic works at 160 MHz
¾ In the derandomizer buffer, hits belonging to the same L1ID are 
assembled in data frame
¾ All buffer memories are implemented with FIFOs
¾ FIFO1 and FIFO2 contain a list of L1IDs and relative BCIDs
respectively to be processed by the derandomizer and ready to be
sent via the serializer
¾ The serializer block attaches CRC codes to event fragments and 
ships the data out, following the DS-link protocol, at a programmable 
frequency of 10-80 MHz
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SEU detection
¾ One parity bit is stored when 
register is initialized
¾ Register parity is checked 
against stored parity every 
clock cycle
¾ SEU output signal active when 
parity check fails
¾ Single Event Upset detection 
has been implemented for 
almost all CMA registers
¾ For the fundamental chip 
control registers (Main Control 
Register, Latency Registers, 
DSlink Register), triple 
redundancy, 2/3 majority, has 
been implemented for error 
correction.
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Testability
¾ 32+5 serial scan chains, JTAG boundary scan, I2C register access
¾ Scan chains (including RAM chains) used during ASIC acceptance 
tests:
z All core registers and all RAMs are accessible via scan chains
z Dedicated scan chains have been designed for RAM data, addresses
and control signals, in order to be able to test the RAM cores
¾ JTAG for tests during board assembly test
¾ I2C is used for register accessibility and test pattern generation 
during trigger operation
¾ Input pipelines can be preloaded with hit patterns and chip can be 
run for a fixed programmed number of cycles
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Design flow
¾ VHDL RTL code
¾ VHDL testbenches for all blocks and full chip
¾ Design exploration synthesis
¾ Top-down compile core and timing blocks
¾ Scan chains, JTAG and IO pads insertion
¾ Place & routing
¾ Clock tree
¾ Parasitic capacitance extraction
¾ Final layout
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CMA LAB Test
¾ Loadboard developed  
for industry Teradyne 
tester
¾ The board has been 
designed with 
additional connectors 
for PLL test and lab 
tests in Rome
Colmar, 10/9/2002 R.Vari - INFN Roma 21
Test Patterns
¾ Scan and functional tests were performed on Teradyne 
machine at 1 Mhz, 40 MHz, at room and at 125°C 
temperatures. PLL lock was also tested.
z SCAN test: 32 scan chains, maximum of 900 cells (generated 
with Synopsys Test Compiler)
z RAM test: using single dedicated scan chain (23,743,440 
cycles), generated from RTL model
z Functional test: 105576 vectors, to test I2C interface and start
PLL, generated from full netlist+timing simulation
¾ 86 packages tested by industry:
z 7 GND fails
z 5 RAM fails
z 4 SCAN fails
z 70 good (~81%)
z No logic fail on functional test!











I2C on RJ45 
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PLL Test
¾ 160 MHz derived clock 
output has been used to 
check PLL stability (320 
MHz)
¾ PLL has been characterized 
vs V and vs input frequency
¾ Measured jitter: 25 ps rms, 
150 ps pk-pk
¾ PLL works according  to 
specifications
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Trigger test
¾ Trigger test on a limited 
number of input channels, 
due to limitations on the 
laboratory setup
¾ Minimum pulse width 
measurement:
z Twmin > 6.126 ns (12 ns in 
specs)
z Dead timer, pulse shaping 
and pipeline delay working 
according to specs.
Trigger output latency:
¾ Input to K-pattern delay
z Tlatkpat = (59 ± 1) ns
¾ Input to THR/OVL delay
z Tlatthr = (63÷88 ± 1) ns
¾ Skew between THR and 
OVL signals 
z Toutskew = (2 ± 0.5) ns
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Readout test
CMID L1ID
… BCID + 16-bit hits …
8-bitCRC
¾ Readout tests done at 40 Mbit/s using:
z 10ns period sampling with waveform analyser
z GPIB LAN box connected to waveform analyser
¾ VISA-GPIB library (linux) in deserializer program has 
been used to convert waveform vectors to readout data 
fragments




































) LVl1 max f (kHz) 40Mbit/s
LVl1 max f (kHz) 80Mbit/s
1% RPC occupancy
1-BC window
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Power consumption
¾ Nominal power 
consumption during 
normal run mode 
operation is ~1.2 W

































Colmar, 10/9/2002 R.Vari - INFN Roma 28
Plans & Conclusions
¾Radiation Test:
z 60 MeV proton SEE test
z Gamma TID test
¾ Slice Test:
z all slice components are now available
¾ Test Beam with RPC detector
z muon beam with background photon source
¾No problems or bugs founded up to now
¾No second ASIC version previewed!
